Abstract - RC6 is one of the finalists for AES. It is considered to be in par with various other algorithms like Twofish, Rijndael, etc. In this research work, investigation is done to implement secure data transfer of 192 bits using RC6 algorithm and on improving the hardware performance of the RC6 algorithm by identifying various operations that are present and those which can be optimized further. It is implemented on FPGA so as to get the hardware proof and also, its performance on FPGA is also discussed.

I. INTRODUCTION

In cryptography, RC6 is a symmetric key block cipher derived from RC5. It was designed by Ron Rivest, Matt Robshaw, Ray Sidney, and Yiqun Lisa Yin to meet the requirements of the Advanced Encryption Standard (AES) competition. The algorithm was one of the five finalists, and was also submitted to the NESSIE and CRYPTREC projects. It is a proprietary algorithm, patented by RSA Security. RC6 cipher and decipher unit has a block size of 128 bits and supports key sizes of 128, 192 and 256 bits, but, like RC5, it can be parameterized to support a wide variety of word-lengths, key sizes and number of rounds. RC6 is very similar to RC5 in structure, using data-dependent rotations, modular addition and XOR operations; in fact, RC6 could be viewed as interweaving two parallel RC5 encryption processes.

II. LITERATURE SURVEY

RC6 was designed by Rivest, Robshaw, Sidney, and Yin and submitted by RSA Laboratories as a candidate for the AES. Adhering closely to the philosophy that an algorithm should be simple so that it can be analyzed, RC6 was based around RC5 [13] which was published in December 1994. Since the time for security assessment of the AES was anticipated to be short, an early design decision was to build as closely as possible on RC5 and to try and re-use much of the security analysis and independent cryptanalysis that had already taken place over the intervening four years. The simplicity of RC5 made it an attractive object for research.

In [8], they say, during the design of RC6 our pragmatic aim was to satisfy as many goals as possible while keeping the cipher simple. Only by keeping a cipher simple can one achieve a well-understood level of security, good performance, and a versatility of design that makes the cipher highly adaptable to future demands. It also says the three most important attributes of the final AES are security, performance, and versatility. With RC6 we achieve all three goals. RC6 is so simple that the full details of the cipher can be recalled at will. Through simplicity we have developed a truly versatile cipher. We have also developed a cipher that offers exceptional performance, and gives the best all-round suitability in Java with all the implications this holds for future applications. Most importantly, though, existing analysis on RC6 is not only by far the most extensive of any of the finalists, it is also the most accurate and the most detailed.

RC6 offers excellent performance both in raw encryption speed and in the amount of memory required. Although the least time was spent on optimizing RC6 it still comes out as the fastest algorithm on almost all platforms. Code size and memory requirements. RC6 has exceptionally compact code and requires little additional working memory. Sometimes the good performance of Rijndael is attained by the use of look-up tables. In ‘C’ implementations, and hand-optimized assembly on these processors, RC6 generally outperforms Rijndael. At times the performance figures are roughly comparable, but the difference in performance can sometimes amount to a factor of two or more. When we look to future 64-bit architectures the situation becomes muddled. On some processors RC6 appears to be penalized, in this particular case due to how the multiplication operation is supported. On others, such as the SGI R12000, RC6 performs at up to a factor of two faster than Rijndael. Support for the 32-bit multiplication seems to most determine the relative performance of RC6 and Rijndael.

III. RESEARCH APPROACH

RC6 does use an extra multiplication operation not present in RC5 in order to make the rotation dependent on every bit in a word, and not just the least significant few bits. In this project, we propose to apply the Vedic multiplication technique, to improve the performance RC6 hardware implementation on FPGA and also study the performance parameters in various FPGA families like Spartan, Virtex, Cyclone, Stratix, ECP3, Kintex, etc...
implementation will be done on Spartan 3A FPGA using its evaluation board.

**Algorithm:**
Encryption/Decryption with RC6-w/r/b

**Input:** Plaintext stored in four w-bit input registers A, B, C & D
r is the number of rounds
w-bit round keys S[0, ..., 2r + 3]

**Output:** Ciphertext stored in A, B, C, D

"Encryption Procedure:"

\[
\begin{align*}
B & = B + S[0] \\
D & = D + S[1] \\
\text{for } i = 1 \text{ to } r \text{ do } \\
& \{ \\
& \quad t = (B \times (2B + 1)) \ll \lg w \\
& \quad u = (D \times (2D + 1)) \ll \lg w \\
& \quad A = ((A \oplus t) \ll u) + S[2i] \\
& \quad C = ((C \oplus u) \ll t) + S[2i + 1] \\
& \quad (A, B, C, D) = (B, C, D, A) \\
& \}
\end{align*}
\]

A = A + S[2r + 2] \\
C = C + S[2r + 3]

"Decryption Procedure:"

\[
\begin{align*}
C & = C - S[2r + 3] \\
A & = A - S[2r + 2] \\
\text{for } i = r \text{ downto } 1 \text{ do } \\
& \{ \\
& \quad (A, B, C, D) = (D, A, B, C) \\
& \quad u = (D \times (2D + 1)) \ll \lg w \\
& \quad t = (B \times (2B + 1)) \ll \lg w \\
& \quad C = ((C - S[2i + 1]) >> t) \oplus u \\
& \quad A = ((A - S[2i]) >> u) \oplus t \\
& \}
\end{align*}
\]

D = D - S[1] \\
B = B - S[0]

**IV. EXPECTED RESULT**
Experimental results should show reduction in the number of clock cycles required to perform the operation and also, reduction in the FPGA resources compared with conventional implementation.

**V. PHASES OF EXECUTION**

<table>
<thead>
<tr>
<th>Phase</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Phase 1</td>
<td>Literature survey, Scope definition, Design plan and methodology, Initial HDL Design and Testing</td>
</tr>
<tr>
<td>Phase 2</td>
<td>Completing HDL Design and Verification</td>
</tr>
<tr>
<td>Phase 3</td>
<td>Synthesis for FPGA, Synthesis for ASIC, analysis of results, improvement strategy development and execution</td>
</tr>
<tr>
<td>Phase 4</td>
<td>Dissertation</td>
</tr>
</tbody>
</table>
VI. CONCLUSION

It can be concluded that RC6 can substantially compensate for AES and other security algorithms. Merits of project are that it can be used in Network security systems, Data (Image, Sound, Text) cryptography. More extensive research can be done to improve it further.

REFERENCES


[8]. RC6 as the AES, Ronald L. Rivest1, M.J.B. Robshaw2, and Yiqun Lisa Yin3.


